In order to reduce the size of a wireless system, we propose a design theory for the broadband impedance matching circuit which connects an electrically small antenna (ESA) to a semiconductor amplifier. We confirmed its validity for the case of connection between a small slot loop antenna with a small radiation resistance of R a = 0.776 Ω and a semiconductor amplifier with high input impedance of Z L = 321 − j871 Ω with the aid of the simulations by the electrical circuits using transmission lines as well as the electromagnetic field (EM field) simulator. We also made experiments on this antenna with matching circuits using high temperature superconductor YBCO thin films on MgO substrates.
Introduction
In recent years, the miniaturization of antennas is essential in radio communication devices such as wireless LAN, RF-ID and MIMO since the size of the antenna often determines the whole size of the wireless system [1] - [3] . Studies are also made of an electrically small antenna (ESA), i.e., the antenna whose dimension is much smaller than a wavelength, towards further reduction of the antenna size [4] . It is widely known, however, that in order to realize the miniaturized antenna we must simultaneously realize a broadband impedance matching circuit which compensates the narrow bandwidth peculiar to the small antenna with low radiation resistance [5] - [8] , and that we must also attain large impedance-matching ratios to connect with semiconductor amplifiers with high internal impedances.
In this paper we propose a general design theory for the broadband impedance matching circuit which connects a small antenna to a semiconductor amplifier. It is shown that the proposed matching circuits have performances similar to those of the n-pole bandpass filter (BPF) [9] . By using the quarter wavelength transmission line and L-type J-inverter, we can reduce the total antenna size more than the previous works. Theoretical performances of the slot loop antenna with the impedance matching circuit which is designed by the present theory are studied by the electrical circuits using transmission lines (Transmission Line Model) as well as the EM field simulator. In order to demonstrate the theory, we also carried out experiments on the rectangular slot loop antenna, which has the area of 4 mm × 4 mm, with the prototype matching circuits with pole numbers of n = 1 and n = 2 using high temperature superconductors YBCO on 15 mm × 15 mm MgO substrates in the 2.4 GHz band. Figure 1 shows the block diagram of the RF front-end of a typical wireless system, which consists of an antenna, a diode switch, semiconductor amplifiers, i.e., a low noise amplifier (LNA) and a power amplifier (PA), and bandpass filters (BPF) between them, where impedance matching must be attained between the antenna and amplifiers via BPF. The present design formulas for the impedance matching are derived from the conventional design theory for npole Chebyshev BPF consisting of parallel resonators and J-inverters [9] , and it acts as impedance matching circuit as well as BPF.
Design Formulas for Impedance Matching Circuits between ESA and Semiconductor Amplifiers
In Figs. 2(a) and 2(b), we show equivalent circuits of the proposed matching circuits, corresponding to the cases of n = 1 and n 2, respectively. In order to miniaturize the matching circuit we connect the quarter-wavelength impedance transformer with ESA which has low internal impedance Z a , and we directly connect L-type J-inverter to LNA or PA with high input or output impedance. In the present design theory, we employed only J-inverters, instead of using K-inverters, to avoid the degradation of performances resulting from losses in inverters. represents the input admittance of LNA or the output admittance of PA, which are assumed to be given by,
where R a represents radiation resistance and X a is the reactance of the antenna, which is assumed to be in series resonance in the vicinity of the resonant frequency ω 0 , i.e.,
with,
where x a is the reactance slope parameter. In Fig. 2 (a), Z 1 is the characteristic impedance of the quarter-wavelength resonator, C m is the coupling capacitor and −C denotes the virtual capacitor with negative value of capacitance, which can be approximately realized by contraction of the length of an open-ended resonator [5] , [9] . The two capacitors C m and −C act as L-type J-inverter. In the case that the antenna impedance is sufficiently low, i.e., |Z a | Z 0 (= 50 Ω), which is often the case of ESA, it is shown that the input admittance Y 1 seen from the right side of the port A-A is represented near ω = ω 0 by,
where b 1 is the susceptance slope parameter of the quarterwavelength resonator [5] , [9] . The characteristic impedance Z 1 must be determined to set the external quality factor (Q) to a design value:
where Q e1 is the design value of the external Q of the input port, g 0 and g 1 are the normalized filter elements, w is the normalized bandwidth [9] . Equations (6) and (7) give the expression for the design value of Z 1 :
where Q a represents the unloaded Q of the antenna. The input admittance Y 2 seen from the left side of the port A-A is given by,
The values for capacitors C m and −C can be determined from another condition for the external Q at the output port at ω = ω 0 :
where Q e2 is the design value for the external Q of the output end.
Equations (11) and (12) give the expressions for C m and −C as,
It is noted that the capacitor with negative value −C [F] can be realized by the contraction of the length of the open ended portion of the quarter-wavelength resonator by where C [F/m] is the capacitance of the transmission line per unit length. It must be mentioned that from Eqs. (18) and (25) the applicable range of the present theory is limited to the case of Q a < Q e1 , γ < 1, and also that Q of the transmission line resonator must be larger than Q e1 in order to avoid performance degradation. In Figs. 3(a) and 3(b) , we compare the theoretical values of output impedance Z out seen at port B-B and input impedance seen at port C-C , which were calculated by using the obtained design formulas (Transmission Line Model) and EM field simulator (Agilent: Momentum). In the calculations with transmission line model, we assumed the following values:
. A good agreement was obtained between the two results.
Figures 4(a) and 4(b) show the effective reflection coefficients Γ e1 and Γ e2 seen at port C-C and port B-B , respectively, where Γ e1 and Γ e2 express the degree of impedance matching between a signal source and a load. They are defined by [9] ,
In the figures, both the results by EM simulation and those by transmission line model are plotted. The good agreement between the two indicates the validity of the proposed design formulas.
Matching Circuits with n 2
The equivalent circuit for the n-pole matching circuit (n 2) is shown in Fig. 2 . The design formulas can be similarly obtained as,
where Z i (i = 1, 2, 3, . . . , n) is a characteristic impedance of the transmission line, and b 1 is given by Eq. (18). The obtained formulas for the impedance matching circuit are shown to simulate the frequency characteristics of the n-pole BPF [9] , where the normalized bandwidth w can be designed for a given pass-band insertion loss ripple, i.e., the minimum return loss in the pass-band. This means that the bandwidth of ESA can be increased by using devices with n 2.
Design of ESA

Slot Loop Antenna
The structure of the proposed electrically small slot loop antenna is shown Fig. 5 . The total length of the slot loop including feed line is half-wavelength. However, by expanding the length of the feed line we can considerably reduce the area of the antenna, leading to ESA. The backend of the loop is the voltage short-end, thereby the whole operates as an in-series resonator.
As shown in Fig. 6 , the radiation resistance (R a ) and the reactance slope parameter (x a ) of the slot loop antenna are dependent on both the area of the loop and the slot width. In order to realize ESA, the value of L (= W) is set to be 4.0 mm. Since a wavelength is about λ = 59 mm in this case, the total length of the portion of the antenna, that contributes radiation, is reduced to 0.32λ. The frequency dependence of the input impedance of the slot loop antenna (Z a ) is shown in Fig. 7 . Thereby, R a = 0.776 Ω and x a = 13.9 Ω are obtained for the gap spacing s = 15.5 µm. Figures 8(a) and 8(b) show the EM field simulation layouts of the slot loop antennas and matching circuits with pole numbers of n = 1 and n = 2, respectively. Their design values are f 0 = ω 0 /2π = 2.45 GHz, R a = 0.776 Ω, x a = 13.9 Ω and Z L = Z 0 = 50 Ω. In the case of n = 1, the designed return loss (RL) and bandwidth (w) are −3 dB and 4%, respectively. On the other hand, in the case of n = 2, RL and w are −10 dB and 3%, respectively. The 1-pole matching circuit has a quarter-wavelength transmission line and a J-inverter, and the 2-pole matching circuit has a quarterwavelength, a half-wavelength transmission line resonator and two J-inverters. J-inverters consist of interdigital gaps, and in-series resonators consist of meandering CPW. Due to meandering CPW the total size is kept small even if the number of poles increases.
Slot Loop Antenna with Matching Circuits
Figures 9(a) and 9(b) show the frequency dependences of return loss which were calculated by EM field simulator in the cases of n = 1 and n = 2, respectively. These results of simulation are in full agreement with transmission line model results. The desirable bandwidths are obtained, and good impedance matches with feed line are attained in the pass-bands. It is noted that we attained large impedance matching ratio of Z 0 /R a = 64 in this case.
In Fig. 10 , the normalized radiation pattern at 2.45 GHz in the case of n = 2 is shown. This directivity pattern looks like that of a dipole antenna, since the maximum magnetic current at the backend of a loop portion mainly radiates (see Fig. 11 ). The same result was also obtained in the case of n = 1.
Experimental Results
In order to demonstrate the validity of the present theory, we fabricated the slot loop antennas with matching circuits shown in Figs. 8(a) and 8(b) using high temperature superconductor YBCO thin films on MgO substrates whose size is 15 mm × 15 mm. The patterning of the device structure was made by wet etching process and experiments were carried out in a vacuum chamber with refrigerator cooling system.
Figures 12(a) and 12(b) show the experimental results of S -parameter that were measured with vector network analyzer (HP-8722C) by using CPW probes. In the figures, the results of the transmission line model are also plotted for discussion. It must be mentioned that the calculated results were obtained by Eqs. (14) and (15) with G L = 1/50 S, B L = 0 S, corresponding to Z L = 50 Ω, and also that we neglected the conductor loss in the simulations. In the case of n = 1 (Fig. 12(a) ) return loss is reduced to −28.9 dB at 2.37 GHz and impedance matching is achieved. Where, in the case of n = 2 ( Fig. 12(b) ) desirable fractional bandwidth and two peaks that are characteristic of 2-pole filter are observed. The experimental results are not fully in agreement with the simulation result due to the over-etching and the residual loss from the connection of the probe. As shown in Figs. 12(a) and 12(b) , the observed center frequencies are shifted to the lower frequency. Their cause seems to be the influence of the kinetic inductance of superconductors [6] , [7] . In Figs. 12(a) and 12(b), we added theoretical curves taking account of the apparent increase of the transmission line inductance L due to the kinetic inductance of superconductors.
Conclusion
We proposed a design theory for the broadband impedance matching circuit that directly connects a small antenna to a semiconductor amplifier and demonstrated its validity by both simulation and experiment. The impedance of the electrically small slot loop antenna of R a = 0.776 Ω was matched to that of a semiconductor amplifier of Z L = 321 − j871 Ω by using proposed design formulas. We also fabricated and tested the YBCO slot loop antennas connected to matching circuits with pole number of both n = 1 and n = 2.
The implementation of the proposed miniaturized antenna onto Si substrate aiming at LSI applications is in progress. 
